• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 63 subscribers
  • Views 609 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

What is the theoretical PWM time delay in the TL5001A due to the modulator type?

Marc5321
Prodigy 20 points
Other Parts Discussed in Thread: TL5001A

Need to determine the PWM module contribution to phase lag (time delay) in the TL5001A for loop compensation model.  Phase lag measurements and loop model predictions suggest 1 to 2 usec, with 100kHz switching frequency, but I am looking for independent confirmation of this delay based on the TL5001A design.

  • 0
    TI__Guru**** 191445 points
    TL5001A is over 20 years old. There is no specified parameter for it. Looking at the block diagram, I do not see any function that would cause large delays such as 1 or 2 usec. I would expect the internal time delays to be much smaller like typical gate delays. If you are measuring the total control loop, it will depend on your compensation. You can generate quite a bit of phase lead and lag with that.