• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 63 subscribers
  • Views 615 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

UCC27517: Regarding pulse width restriction

Kaji@PAN
Mastermind 7775 points
Part Number: UCC27517

Hi,

I am considering using the gate driver of UCC27517.
I have the following questions among them.

(1) Is there a limit on the pulse width (MIN) of the signal input to the IN + and IN- pins?
For example, when pulses with a width of several ns or less are input, it becomes ineffective, etc.

(2) Is there a limit on the pulse width (MIN) output from OUT pin?
For example, pulses with a width of several ns or less can not be output.

Best Regards,

  • 0
    TI__Mastermind 23015 points

    Hello Kaji,

    I am an applications engineer with the High Power Driver group at TI and I will work to address your questions. The UCC27517 does not have a minimum pulse width response specific parameter in the datasheet. The driver output response to a minimum input pulse width can be expected to be a maximum value of the input to output propagation delay specification. For the UCC27517 the maximum propagation delays are 23 to 30ns depending on VDD and the IN+ or IN- input. In many cases the driver output will respond to input pulse widths that are less than the propagation delays, but worst case the output will respond within the propagation delay time.

    Regards

    Richard Herring