Hi Team,
I have a question about output voltage swing with changing from external clock to RT/CLK resistor.
the output voltage swings if the external system clock is to be removed on the falling edge of the clock.
The question here is are there any way to reduce output voltage swing level?
Thanks,
Kai