• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 63 subscribers
  • Views 215 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TLV803: Delay time in the case of dropping VDD

Kuramochi Tadahiko
Guru 28715 points
Part Number: TLV803

Hi,

How long is the delay time in the case of dropping VDD?

Is it a few micro sec?

I have seen tw and minimum pulse duration graph.

Best Regards,

Kuramochi

  • 0
    TI__Genius 12630 points
    Kuramochi,

    The timing is related to Figure 5. This means that the output will transition low after the minimum pulse duration to cause a reset so approx ~1 to 2 us typical. This value can change slightly over temperature. Please account for a few microsecond in your design to be safe.

    Please let me know if you need any additional support with this. Thanks!

    -Michael