• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 63 subscribers
  • Views 188 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPS61030: recommended sync circuit design

ajayt
Genius 9555 points
Part Number: TPS61030

I think I damaged my chip by having the sync powered before the chip was powered, is there any recommended circuit for the sync pin when using it as a sync clock-  can you ac couple, and what is the ideal level.  What happens if the sync clock goes away?

  • 0
    TI__Mastermind 34231 points
    Hi Ajayt,

    What's the high voltage level of SYNC when the chip was damaged? The maximum rating for SYNC pin is 7V. Have you tried test it again on a new EVM?
    Applying an external clock with a duty cycle between 30% and 70% at the SYNC pin forces the converter to operate at the applied clock frequency. The external frequency has to be in the range of about ±20% of the nominal internal frequency.
    SYNC input low voltage maximum value is 0.2VBAT, input high voltage minimum value is 0.8VBAT.