Because of the Thanksgiving holiday in the U.S., TI E2E™ design support forum responses may be delayed from November 25 through December 2. Thank you for your patience.

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPS53632G: TPS53632G dc-dc

Part Number: TPS53632G
Other Parts Discussed in Thread: UCC27512, LMG1205, INA170

Hi !

I am  building a GaN FET based half-bridge converter with the controller TPS53632G. The parameters are:

1. Input Voltage: Vin=36-75V  DC

2. Output Voltage: Vout=28V

3. Output Current : Iout=10A.

4. Frequency: fsw=1 MHz

The driver on primary is LMG1205, and secondary is UCC27512. The current is sampled using the resistor and then amplified by INA 170 to the CSPx and CSNx pins of the controller, the gain of the INA170 is 1. Is it

a reasonable plan? If not,is there a more suitable solution to meet my parameters?

Now I'm running tests, but the PWM behaviour is not correct. Does it have anything to do with loop compensation? How to design loop compensation?

Regards,

Lin

  • Hi Lin,

    I remember we had some discussion before, sorry to hear your design is still not working.
    TPS53632G was designed for low Vout application. We did not tested it at high Vout application.

    My product line doesn't have other recommended solution.
    Can you use Webench to search other solution?

    Thanks
    Qian