• State TI Thinks Resolved
  • Locked Locked
  • Replies 3 replies
  • Answers 2 answers
  • Subscribers 63 subscribers
  • Views 391 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

CSD87502Q2: Please provide the Pin Configuration and Functions of CSD87502Q2.

Rudy Tsao
Prodigy 190 points
Part Number: CSD87502Q2

Dear Sir,

After I read the datasheet of CSD87502Q2, I couldn't find the Pin Configuration and Functions of CSD87502Q2. The datasheet only mentioned the top view of package,

but I couldn't know each pin number which should be met each number of Drain, Gate and source. And when I read the Package Dimensions page it only mentioned pin 1

, pin 3, pin 4 and pin 6, so I know rest of pins. Please provide the Pin Configuration and Functions of CSD87502Q2 such as the picture below for reference.

Best regards,

Rudy Tsao

  • 0
    TI__Mastermind 31985 points

    Hi Rudy,

    Thanks for your interest in TI FETs. We usually do not include a pin configuration and functions table in our FET datasheets. Please review the, Top View and Circuit Image, on page 1 of the datasheet. Pin 1 is indicated by the dot on the top view of the package. The pins are numbered counter clockwise as follows:

    1. S1: Source of FET Q1
    2. G1: Gate of FET Q1
    3. D2: Drain of FET Q2
    4. S2: Source of FET Q2
    5. G2: Gate of FET Q2
    6. D1: Drain of FET Q1

    The upper most thermal pad in this diagram is D1: Drain of FET Q1. The lower most thermal pad is D2: Drain of FET Q2. Note, this is the TOP VIEW looking down on the top of the package.

  • 0 in reply to John Wallace1
    Prodigy 190 points

    Hi John,

    Thanks for your reply. I appreciate your message, but I can't see your attached image. Please see the figure 1 below. I edited the picture from page 1 of the datasheet according to your response. Please see the figure 2 below. Please help me review it and let me know that I have it right.

    Best Regards,

    Rudy Tsao

     figure 1

     figure 2

  • 0 in reply to Rudy Tsao
    TI__Mastermind 31985 points

    Hi Rudy,

    Sorry you couldn't see the diagram. It is the same as the one on the first page of the datasheet. Your interpretation of the pin configuration looks correct.