• State Resolved
  • Locked Locked
  • Replies 3 replies
  • Subscribers 64 subscribers
  • Views 248 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TLV62568APEVM-860: Ripple noise comes from switching frequency

chentsu chung
Mastermind 6180 points
Part Number: TLV62568APEVM-860

Hi Team,

By testing TLV62568APEVM with shortest measurement loop, still can see ripple noise comes from switching noise. After change BW to 20MHz, everything seems okey.

Here are the questions:

1. The ripple noise meets the switching frequency, but why these all gone after using 20MHz BW?  My question is, it looks comes from switching frequency, so it should within 2MHz, why these all blocked while change to 20MHz BW.

2. Is this ripple noise affect the system side?

3. Is there anyway to explain to our customer for this?

Thank you.

Best regards,

C.T.

  • 0
    TI__Intellectual 1525 points

    Hello Chentsu,

    The switching frequency consists not only of the fundamental frequency of 2MHz, but also of higher frequencies (multiple of 2MHz), which add to the ripple which you are measuring.
    When limiting the bandwith to 20MHz, the high frequency components will be filtered out. This is behavior is totally normal.


    As for your 2nd question: Can you please clearify, what exactly you mean with system side?

  • 0 in reply to Bjoern Goerner
    Mastermind 6180 points

    Hi Björn,

    Thanks for your help, what I mean is, It easy to say that 62568A is passed by testing under 20MHz BW. But I'm not sure this ripple spike affect to load side or not. May I know, from your perspective, this kind of ripple do really have any effect on load side?

    Thank you.

    C.T.

  • 0 in reply to chentsu chung
    TI__Intellectual 1525 points

    Hi Chentsu,

    without knowing the sort of load, this question is difficult to answer:

    For a standard digital circuit, this amount of ripple is usually negligible. For high speed (e.g. FPGA SERDES connections), you may want to verfify the performance.