This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPS61071: Impact of output capacitor location

Guru 16770 points
Part Number: TPS61071

Hi

I'm referring SLVA773.

http://www.tij.co.jp/jp/lit/an/slva773/slva773.pdf

In chapter 1, it is described that the output capacitor location is the most important for boost converter
and it will cause voltage spike and ringing that can damage IC.

My customer's layout placed the loop from output pin to output capacitor seems to be little longer.

Actually, there is possibility that the customer's board had damaged after power on/off.(SW shorted to GND inside the device)
However, the device short does occur in not all the customer's board. (it happened by 5 / 100 = 5% )
And waveform of SW node seems to be good for me. 

(Vin = 3.3V, Vout=5V)

/cfs-file/__key/communityserver-discussions-components-files/196/6378.e2e.xlsx


To specify the root cause, I want to confirm the cause of device damage will be brought by layout issue.

1. Could it be possible to lead fatal damage at switching node of boost converter if output loop of boost converter is too long?

2. If output loop will cause fatal spike for SW note of the device, could it be possible to reproduce it?
(e.g. cut the output trace and lengthening it by adding lead)

BestRegards

  • Hi Na

    1. Yes, the layout issue is high risk to damage the IC. the waveform is not clear to observe voltage spike in the SW pin.

    2. yes, it is possible to reproduce it through the method you mentioned. 

    the failure rate and the behavior after damage indicate that the bad layout is high possibility to the failure.