Hello Team,
What is the maximum current that Enable pin of TPS7B82-Q1 can sink?
I am not able to find this information in datasheet.
Regards,
Mahendra
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hello Team,
What is the maximum current that Enable pin of TPS7B82-Q1 can sink?
I am not able to find this information in datasheet.
Regards,
Mahendra
Also,
Rja value given in datasheet is for 1s [2 layer board] OR 2s2p [4 layer board] as per JEDEC std. Please confirm.
Regards,
Mahendra
Hi Mahendra,
Based on the device characterization data, the maximum leakage into our out of the EN pin is +/-0.003uA.
As for RJA, yes our thermal information is based on a JEDEC standard High-K (2s2p) board. This is not an ideal layout, but it is the standard for better comparisons. Here is a link to an app note showing how a good layout can improve RJA: http://www.ti.com/lit/an/slvae85/slvae85.pdf
The TPS7B82 does have our thermal widget online which can help show thermal performance for your application.
I hope this helps.