Assume UCC27511 IN+ always keep high and VDD supply kick-in later, what is delay time between VDD=4.2V(UVLO on threshold typ.) to OUT pulled high(td) as below figure?
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.