This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

CCS/TPS65381EVM: TPS65381EVM

Part Number: TPS65381EVM

Tool/software: Code Composer Studio

Dear,

I working on implementing watchdog using TPS65381EVM. Reset Pin is always high if no configuration of watchdog is done.

I am able to obtaion reset only if I configure WD_RST_EN=1. What is preventing watchdog reset in default mode, when no config is done?

Thank you.

Kind regards,

Zivorad Janjic

  • Hi Zivorad,

    By default, if there the watchdog is not properly configured the only output that will be disabled is ENDRV pin. RESET pin will remain high unless you set WD_RST_EN = 1. 

    For additional details on the expected state of safing outputs (RESET and ENDRV) please refer to section 5.4.19 (Device Operating States) section in the datasheet. 

    Regards,
    Ivan