This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPS650250: Voltage detector comparator propagation delay

Part Number: TPS650250

Hi Experts,

My customer is evaluating the propagation delay of voltage detector comparator. The spec is defined as below.

Customer connects PWRFAIL_SNS pin to L1 pin(1.1V). When power on and power off, this propagation delay is much longer than 10us.

Power ON:


Are these the expected behavior? 


Hisao Uchikoshi

  • Uchikoshi-san,

    Are you testing on the TPS650250 EVM (TPS650250EVM-447) or are you testing the IC on a PCB built by the customer?

    If you are testing on the customer's PCB, please share the schematic of the design showing the PMIC device and external components.

    I agree that this behavior does not appear to agree with the datasheet. Looking at the datasheet, it indicates that there is a direct connection between the PWRFAIL _SNS comparator input pin and the PWRFAILz open-drain output pin. My understanding is that this is an all-analog design and there is no digital core that would deliberately introduce a delay in between the comparator and the transistor.

    On your oscilloscope captures, I actually cannot see the voltage on the "+1.1V" DCDCx output (shown on Channel 3 in Pink). The datasheet does specify clearly that the Rising edge of the PWRFAIL_SNS comparator would have to be 1.0V*(1 + 0.02) + 60mV + 25mV = 1.105V worst-case to overcome hysteresis and "overdrive" to effectively switch the comparator from a low-to-high state at the output.

    Since I cannot see this value in your measurements, I wonder if the "+1.1V" output is at a high enough voltage to guarantee the comparator changes state.

    Typically, if we add a delay on purpose using a digital core and integrated logic, the delay time is much longer (20ms or 100ms) after the rising edge of the input signal. Also, propagation delay implies that analog circuitry is used instead of digital clocking or de-glitch filtering.

  • Uchikoshi-san,

    As a follow-up, without the schematic I cannot tell if you are measuring at the "+1.1V" output or if you are measuring at the PWRFAIL_SNS input pin. It is also impossible for me to see if there is an RC delay added before the PWRFAIL_SNS, which could be a delay that the customer added on their PCB to ensure the PWRFAIL output does not change too quickly.