This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

LP5018: I2C SCL low period timing concern

Part Number: LP5018

Hi Team,

   My customer measured the SCL low period time is only 1.26us which is less than SPEC 1.3us. Will have any concern for this one? Can we use standard to measure it?

    Note. The concern is from  due our device VIH and VIL definition not same as standard I2C spec (0.7VDD and 0.3VDD)




  • Hi, Albert,

    The maximum I2C frequency of LP5018 is 400kHz. As we all know, the data of SDA changes when SCL is LOW. If the low period of SCL is too small, I2C will be unstable. You'd better comply with spec.

    Best Regard

    Monet Xu