This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

BQ33100EVM-001: EVM Design

Part Number: BQ33100EVM-001
Other Parts Discussed in Thread: BQ33100

Q1. According to the datasheet suggestion ""The VCC and PACK pin must be connected to the positive termination of the capacitor array.""

But why does the EVM Board connect the BQ33100 PIN24_VCC to the input of the charger circuit instead of the positive termination of the capacitor array?

Q2. According to the datasheet suggestion that the VCC,max is 25V or Vvc2 + 5V. Refer to the EVM circuit design, when the EVM is powered on, VCC = 15V, but Vcc2 is slowly charging at this time, and VCC-Vvc2> 5V, will the BQ33100 IC be damaged? How to design VCC is correct?

Q3: Should PIN2_NC  to be connected to PIN24_VCC if not used?

  • Hello Len,

    I would follow the example layout of the EVM as it has been tested in designs. VCCPACK is connected to the top of the capacitor stack, there may have been a typo in the datasheet when referring to the pins.

    Yes make sure either of those conditions are not passed as they are maximum ratings. Check the pin configurations in the datahseet: section 8.1.1.5 Series Capacitor Configuration

    Yes NC should be connected to VCC as stated in the datasheet.

    Sincerely,

    Wyatt Keller