• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 62 subscribers
  • Views 234 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

CSD95490Q5MC: About CSD95490Q5MC VSW TO PGND

wenxing zheng
Intellectual 280 points
Part Number: CSD95490Q5MC
Other Parts Discussed in Thread: TPS53679,

Hello,

Our design is TPS53679+ CSD95490Q5MC (4+1) for Intel D-2100.

In CSD95490Q5MC datasheet Absolute Maximum Ratings has '' Vsw to Pgnd (10ns) ,min=-7v,max=23v".

Our design observes CSD95490Q5MC's Vsw is min=-5v,max=19v, BUT -5v is about 17ns.

Is it ok? Attached is our design.

  • 0
    TI__Expert 3525 points

    Hi Wenxing,

    First we need to make sure the negative voltage is not caused by measurement noise.

    We suggest to use differential voltage probe to do the measurement, and place the probe as close as possible to power stage to minimize the parasitic inductance in the measurement loop. Usually we can get rid of most measurement noise in such way, and we are not expecting to see very high negative spike with optimized layout.

    If the negative spike was real with suggested measurement setup, which means we probably need to improve the board layout to reduce parasitic inductance.

    Best,

    Qingquan