• State
  • Locked Locked
  • Replies 2 replies
  • Subscribers 62 subscribers
  • Views 141 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

TLC59581: Problem with FC1 and FC2 access

TLC59581: Problem with parallel generation of LAT signal along with SCLK.

Rama Vara Prasad Vemula
Prodigy 50 points
Part Number: TLC59581

For Writing FC1 and FC2, as per datasheet and FC1 and FC2 Issues in forum stated that generate the LAT signal along with SCLK signal.

My Question is:

For SPI Clocks (SCLK) through SPI data writing in SPI mode, how we can write the LAT signal in parallel with SCLK. It is possible only by keeping SCLK as GPIO and Manual Generation of SCLK without using SPI module. It Works for Single Driver Usage.

But my application demands more TLC59581 to be daisy chained, Then how can we generate SCLK and LAT signals at a time in all daisy chained Drivers. This is applicable for GSdata Write also.

Is it ok if i push all the required Data(FC1/FC2/GSDATA) in all required Daisy chained Drivers and then separately generate the SCLK pulses with Don't Care Data by keeping LAT signal required state?

I am eagerly waiting for your reply.

  • 0
    TI__Expert 3190 points

    For SPI Clocks (SCLK) through SPI data writing in SPI mode, how we can write the LAT signal in parallel with SCLK. It is possible only by keeping SCLK as GPIO and Manual Generation of SCLK without using SPI module. It Works for Single Driver Usage. It also works for multi-devices cascade.

    What is the meaning of the below sentence?

    Is it ok if i push all the required Data(FC1/FC2/GSDATA) in all required Daisy chained Drivers and then separately generate the SCLK pulses with Don't Care Data by keeping LAT signal required state?

  • 0 in reply to Shawn Ding
    Prodigy 50 points

    As Per Datasheet of TLC 59581, Page is attached FYI. LAT Signal need to be generated while generating 44th to 48th SCLK signal for writing FC data . How it will be possible with controller with SPI configuration. It is possible only through SPI Pins as GPIO. It may be ok, if we use Single Driver. But for Daisy Chained TLC59581 , how i need to generate SCLK and LAT in parallel in Multiple TLC59581 Drivers as per Datasheet.