This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPS62160-Q1: DESIGN REVIEW

Part Number: TPS62160-Q1

Hello,

Kindly review the attached design using TPS62160QDSGRQ1.4150.TPS62160QDSGRQ1_SCH_28DEC2020.pdf
Thanks,

Melbin

  • Hello,

    We are working on a project with TPS62160QDSGRQ1 in it.
    Kindly review the attached schematics and let me know the review comments.

    TPS62160QDSGRQ1_SCH_28DEC2020.pdf

  • Hi,

    Please see my input below:

    1. suggest to add one 0.1uF cap close to VIN - GND.

    2.Whta's the purpose for placing R1078/R80(0 ohm resistor between VIN- EN) ? Seems that customers want to control IC by P11 V_5P0_REG_EN/ P11 PERIPH_POW_EN ?

    For my understanding , if 0 ohm resistor was placed, EN will be high when VIN high as EN shorted to VIN. But there is other EN power supply . So suggest to leave this o 0hm resistor DNI .

    BRs,

    Young

  • Melbin,

    My only questions/concerns with your schematics are regarding the components connected to the EN pin.

    1. The 100k resistor between EN and GND should not be required as there is an internal 400k pull down resistor present on this pin when the EN pin is low or floating.
    2. It is also not clear to me how you are intending to use the external EN signal in combination with the 0-Ohm resistors connected to the EN pin. 
      1. I suspect these are possibly potential BOM options as I don't believe you would externally pull EN low with a 0-Ohm resistor connected between VIN and EN.

    Please also want to double check the saturation curves for the 2.2uH / 1.2A inductor for the 5V regulator against either out WebBench or Spice model siulations just to make sure there is sufficient margin when the inductor ripple current, start up current, and any load step transients are all taken into account.

    Please also refer to our recommended layout guidelines provided in the datasheet and on TI.com as you will want to make sure CIN and Cout are placed close to the IC with a shared low impedance GND connection with the IC.  It is also a best practice to make sure the VOS connection and FB resistors share a Kelvin connection to the output capacitor.

    Sincerely,

    -Matt

  • Thanks Matt,

    The 0-Ohm resistor is placed to test the power in the bring-up time.

    I shall check the inductor value with WebBench  as you suggested.

  • Melbin,

    I noticed that you have already posted this. In an effort to consolidate posts on E2E, I have merged the threads.

    Best,

    Danny