This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

LM61440-Q1: Issue Creating Webench Design Under 3A Iout

Part Number: LM61440-Q1

Hi Team,

My customer is trying to run a Webench simulation for the LM61440-Q1: 8V-24V input, 5V output, 1.1A out, 1.1MHz fsw preferred, for a USB application. However, if they select an Iout of 3A or lower Webench returns a stability error and cannot generate the design. Any idea what the issue with the design would be? My guess is that it is recalculating the external components for lower pk-pk ripple current and resulting in values that lower phase margin, but the design parameters seem well within the capabilities of the device. 

Looking at Table 3 and adjusting for their design parameters, I would think a 3.9uH inductor 3x22uF 16V caps, and 22pF Cff should work well for 5V/1.1A/1.2MHz. Please let me know if you see any issues.

Thanks,

Antonio