This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Part Number: LM25116
My customer did a design following our LM25116 Evaluation Board but did some change on BOM. Their target input,output is almost the same as our EVM, [7-42V input, 5.1V 7A output], I have done the first round check. below is the difference, please help to comment if some potential issue. thanks.
1. Different divider resistors at FB 【pin 6】,they used 5.1k and 1.6k, but ref design is 3.7k and 1.21k
2. R11 between Vout and VCCX, does this need or not?
3. An extra capacitor C31 between CS and CSG
4.An extra 0Ω resistor at HO AND LO pin.
5. Different inductance, They used 9,2uH,but ref design is 6uH
6.Different MOS, They used our CSD18537, but ref design is SI7850.
Here are some comments on the schematic:
We are glad that we were able to resolve this issue, and will now proceed to close this thread.
If you have further questions related to this thread, you may click "Ask a related question" below. The newly created question will be automatically linked to this question.
In reply to Timothy Hegarty:
Thanks for your reply. sorry for the delayed feedback.
Below is the updated schematic following your suggestion, please kindly double check it ,thanks.
A few things may need your confirmation:
1. An extra capacitor C31 between CS and CSG
2.Different inductance, They used 9,2uH,but ref design is 6uH, do you think it would be a problem?
3. you mentioned " just use a resistor in series with the boot cap to mange the high-siude FET turn-on." , would you please suggest the value of this serial resistor?
4. The compensation values is the same as our EVM design. since the input, output is the same, can these keep without modification? thanks.
In reply to Yue TANG:
The cap from CS to CSG should be lower value (1nF) and use the R9 and R12 resistors for filtering with a time constant of 10-20ns. The boot resistor can be 5-10 Ohms. Also, you can check the compensation values using the quickstart calculator.
Finally, note that with VCCX = 5V, there is insufficient gate drive amplitude for the CSD18537NQ5A FETs. See the Qg vs Vgs curve in the datasheet for the Miller plateau voltage (~4.5V) and note that Rdson is specified for Vgs = 6V (not below that). Recommendation is to run from the internal VCC rail of the LM25116.
One thing is unclear about VCCX. so , To drive CSD18537, is better to connect VCCX to ground to enable internal VCC rail of LM25116, right?
Yes, that's correct.
Thanks for the reply. below are two option for them, which one do you think is better? this is not their first design. they want to be compatible with their old products .
1. Changed a MOS which can meet Vgs requirement, keep C30.
2. Or changed the C30 to a 0Ω resistor to ground
if 1 is better, can you please recommend a suitable TI MOS? Thanks.
Please consider the CSD18563Q5A 60V NexFET as recommended earlier. Then, you have the option of using the external VCC.
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.