• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 62 subscribers
  • Views 384 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPS730: TPS730

ANURAJ NK
Intellectual 510 points
Part Number: TPS730

HI,

    I have one more query regarding the Feed back pin current testing.In TPS730 datasheet the specification is below.

For testing this, Need to force 1.8V from ATE to FB pin and check the current ?

What should be the status of output voltage that time? I feel the output wont be stable.Is it required to monitor the output voltage during this test?

Please suggest the steps to validate this parameter.

Regards

Anuraj NK

  • 0
    TI__Mastermind 23361 points

    Hi Anuraj,

    Usually a unity gain will be set for Ifb leakage measurement. With unity gain, Vout is shorted to Vfb. Since the leakage current is very small, a resistor will be put between Vout and Vfb and a voltage across the resistor will be measured. The leakage Ifb = Vdiff / R.

    Regards,
    Jason Song