• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 62 subscribers
  • Views 266 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

REF5030: ESR of output capacitor, stability

REF5030: Total Capacitance

PG
Prodigy 60 points
Part Number: REF5030

The REF5030 (or any of these REF50xx devices) state to use a 1-50uF output cap, connected from Vout to GND.  

If i use a 10uF cap at the output pin, can this part support additional capacitance if it's not located directly at the output pin?  I have an application where I need to have this reference in multiple locations around my design, so trace and additional local bulk capacitance could be present.  I want to make sure it won't cause this part issues.  I don't see a statement anywhere saying a maximim capacitance value.  If this is ok, are there still ESR requirements for each cap location?

Thanks.

  • 0
    TI__Mastermind 19370 points
    Hi Patrick,

    This device can handle difference caps at multiple locations. It is common to have a Cload at the Vout pin and additional Cload at the VREF+ pin of the ADC/DAC.
    The total capacitance and ESR seen at the Vout pin should still be 1-50uF & less than 1.5 Ohms. If you use multiple capacitors, make sure the total ESR is still less than 1.5 Ohms.

    -Marcoo