This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Part Number: TPS7A25
I am currently using TPS7A25 for 1.8V output generation from 5V line.
The datasheet mentions that the device has Internal soft-start to limit inrush current. But I could not find the time it takes the output to settle to final value (ramp up time)?
Also does the PG signal goes Low and device is turned Off when the output goes beyond ,say 10% or 15% above the desired Output Voltage. If not, can you suggest any regulator which has this Overvoltage shutdown feature? My Load requirement is 250mA and I need EN and PG features as well.
Thank you for your interest in this device! Currently the datasheet is not in its final form but rather contains advanced information as we have not fully released the TPS7A25 family yet. The devices you have are preproduction samples. As such we do not currently have any typical characteristic curves in the datasheet yet. Below are two startup curves showing that can give you an indication of how long it will take for this family to startup. The first curve has Ven tied to Vin.
I am not aware of an LDO that will latch off the output when there is an overvoltage on the output caused by a transient or bias on the output during operation. Keep in mind that traditional LDOs will not sink current but will rather turn off the pass FET when the output voltage is too high until the load can pull the output back to the regulated voltage. A few exceptions are TPS799 which has an internal pulldown circuit to help pull down the output voltage during an overshoot and TPS7B7701 which will detect if the output voltage is too high relative to the input voltage.
In order to achieve your required operation, a voltage supervisor such as TPS3700 could be used to detect an overshoot. OUTB of TPS3700 can be tied to the EN pin along with your normal enable signal. When the output rises above your set overvoltage threshold, OUTB will disable the LDO output which will also cause PG to transition to logic low.
We are glad that we were able to resolve this issue, and will now proceed to close this thread.
If you have further questions related to this thread, you may click "Ask a related question" below. The newly created question will be automatically linked to this question.
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.