This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Part Number: TL431
I am designing signal conditioning circuits that level shifts from 3.3 or 5.25V to 15V and from 15V to 3.3 or 5.25V (for interfacing between PXI digital I/O and a unit under test (UUT)). The connections will be configurable within the product, so I want to protect the inputs of my circuitry against over-voltage in case incorrect connections are made. On the low voltage side (3.3 or 5.25), I am using an input resistor (10k) connected to the anode of a low capacitance diode (2pF) with collector tied to the 3.3 or 5.25 rail. Assuming worst case of all inputs pulled to +15V, the 1.15mA per input adds up quickly for the many channels I'm using.
I want to use the TL431IB for its accuracy, but need to buffer its output to sink < 200mA. So, I have designed a simple NPN/PNP push-pull buffer w/ a 10uF output cap as shown here.
R2 (100 ohms) is used to allow limited control of the output when the base/emitter junctions are "off".
Based on the TL431 data sheet, I believe the output cap in series with R2 is OK.
Also, The JP11, R3 & R5 resistors are to allow for choosing the 3.3 or 5.25V output.
Are there any "red flag" concerns to which I should be paying attention?
Including for example: looking at data sheets for some regulators, diodes are recommended for certain conditions (e.g. turn off), such as shown in the following excerpt from the LM117 datasheet. Would this be a concern for my circuit?
Any suggestions or warnings will be appreciated.
If you feel your thread is resolved, please selected Answered.
If you are using the TL431, check out the new ATL431LI for improved system performance in a p2p package or a ultra small X2SON (1mm x 1mm x 0.4mm)
Check out: Voltage Reference Design Tips For Data Converters a new app note that discusses voltage reference error and how it affects ADCs/DACs
We are glad that we were able to resolve this issue, and will now proceed to close this thread.
If you have further questions related to this thread, you may click "Ask a related question" below. The newly created question will be automatically linked to this question.
Thank you for your guidance.
I did some simulations and picked R1 = 300 ohms/1W, R2 = 100 ohms and C3 = 10uF. This combination seems to work well.
One problem that I ran into was when simulating high speed load changes. I went through a learning curve regarding base resistance and capacitance internal to the BJTs. I had to find BJTs that had low time constants (i.e. low RB and low CJE||CJC in the spice models). Transistors with higher internal time constants created large momentary currents during the load step changes; these momentary "overshoot/ringing" currents far exceeded the devices' Safe Operating Area (SOA).
So, the tradeoff I struggled with was finding a pair of transistors that generated the smallest current overshoot/ringing but with a large enough SOA (derated conservatively for temperature rise and worst case operation) to meet my power & board space requirements.
Again, thank you!
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.