• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 61 subscribers
  • Views 162 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

TPS3808: Reset Timing

TPS3808: Reset Timing

Divy
Intellectual 380 points
Part Number: TPS3808

Hi Michael,

Thanks for the reply .Can you please help clarify below

1. If MR is pulsed low for 100ns below Sense reaches VIT , then reset out will low for a user defined reset period (I kept as 150ms)? or reset is pulled low till sense reaches VIT

2. If MR is pulsed low after Sense reaches VIT and if reset output is in the user defined reset period , reset will comes out high after 150ms(reset time)

Thanks,

Divy

  • 0
    TI__Genius 12630 points
    Divy,

    1. RESET is always low until SENSE is above VIT+ *and* MR is logic high. Whichever occurs last sets the reset delay timer.

    2. If MR is pulsed low while the device is already in reset, the MR pulse has no effect. Once the MR is logic high and the SENSE is above VIT+ , then the user defined reset delay starts. The reset is release back to high once the delay time expires unless one of the above conditions causes the device to remain in reset.

    Please let me know if you have additional questions. Thanks!