• State TI Thinks Resolved
  • Locked Locked
  • Replies 2 replies
  • Answers 1 answer
  • Subscribers 61 subscribers
  • Views 385 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

[FAQ] Getting Started on TI E2E™︎ design support forums

TPS3895: TPS3895A output can't be released to high level

Robert Hsieh
Prodigy 85 points
Part Number: TPS3895

Hi

I use the TPS3895ADRYR as a power on reset signal.

The target voltage= (1+511k/110k)x 0.5= 2.82V. 

I know TPS3895A output is push-pull , so I depopulate the R746.

However, I can't see the reset (output) release to high level.

I check the figure 1. of datasheet. It seems that Enable need to be released before Sense. 

I measure my EN and Sense which is shown below (P1)

Enable  is not released before Sense. 

Does the timing of Enable and Sense on P1 cause that output can't be released???

 

P1

  • 0
    TI__Genius 12630 points

    Robert,

    Your circuit configuration looks good. And it does not matter if SENSE or ENABLE come up first, SENSE_OUT should come up around 8.84ms after the SENSE and ENABLE are both up. I think it's possible the device is not soldered all the way down and the device may not be connected to the SENSE_OUT trace on the board. The reason I say this is because nothing in the schematic indicates an issue. These are very small SON package devices so my recommendation is to heat up the device while on the board with a heat gun for example and press down with tweezers to make sure the device is soldered completely down. If you are absolutely confident that the device is soldered down correctly, I would recommend using a second device. If that does not work it may be an issue with the board, pad, socket, or layout. A correctly working device with have the SENSE_OUT rise after the delay set by CT after both SENSE is above VIT+ and ENABLE is at least 0.7xVDD.

    Please let me know once you try to re-solder the device if it resolves the issue. Thanks

  • 0 in reply to Michael_DeSando
    TI__Genius 12630 points

    Robert,

    I have not heard back if the issue was a solder or board issue. Please let me know if you still need assistance. Thanks