This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Part Number: CSD19533Q5A
Hi,Greetings.Our customer noticed that the recommended PCB pattern measurement doesn't add up. They tried to compute the value of F3 to ensure the measurement. When using the min values of F4 &F5 they were able to get the value of F3. However when they tried using the max values, the result doesn't match the F3. This is what they used to compute it. F3 = (4*F4) + (3*F5)
I would appreciate if you could help us on this matter. Additionally, I would appreciate if you could share us the BXL file for this device as we cannot find it on website.. Looking forward to your response.
Thanks for promoting TI FETs at your customer. I have asked the packaging engineer to take a look at your questions on the package dimensions. You are correct that there is not a BXL file for the CSD19533Q5A. However, there are BXL files available for other FETs in the exact same package and pinout. You will find the CSD17578Q5A BXL file in the attached zip file which is in the same package as the CSD19533Q5A. I'll update you on the dimensions as soon as I have more information from the packaging engineer.
MOSFET technical information on ti.com here
We are glad that we were able to resolve this issue, and will now proceed to close this thread.
If you have further questions related to this thread, you may click "Ask a related question" below. The newly created question will be automatically linked to this question.
In reply to John Wallace1:
Hi John,Thank you for sharing the BXL file that our customer could use in their design. And for the clarification about the dimension, I'll be waiting for it as our customer really wants to know this matter. Have a great day! Regards,Cedrick
In reply to Cedrick Jimenez:
Below is the response from my packaging engineer. Please let me know if you have additional questions.
We applied different tolerance for F2 and F3 compared to F4 or F5.
Also F4 and all other leads have no nominal being shown.
This is because the footprint requirements need to be controlled at minimum to prevent package rotation after reflow.
SO when doing the PCB footprint lay-out need to follow the min dimension. It is like X (-0,+n). which is a min value and a max value.
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.