• State Resolved
  • Locked Locked
  • Replies 3 replies
  • Subscribers 62 subscribers
  • Views 159 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPS7A8300: 10% High rate of failure of TPS7A8300

Sheldon Ding
Prodigy 120 points
Part Number: TPS7A8300

  • 0
    TI__Mastermind 29320 points

    Hi Sheldon,

    Please make sure that the PCB is clean.
    If there is a leakage path through an unclean board to the NR/SS pin, the NR/SS voltage can charge beyond the reference voltage.
    This would have the effect that you are describing.
    We see this occasionally from customers and it usually goes away once the board has been cleaned.

    Thanks,

    - Stephen

  • 0 in reply to Stephen Ziel
    Prodigy 120 points

    Hi Stephen:

    Once 3.3V EN and 4.8V BIAS applied to TPS7A8300 after VIN 1.2V, no such failure happens to the part anymore and Vout = 1.0V as expected. Definitely the failure mode didn't have the part demaged.

    But there is no explicit statement require this knid of timing sequency in the datasheet of TPS7A8300. Could you verify if there is some timing sequence requirement for TPS7A8300. Thank you,

    Sheldon

  • 0 in reply to Sheldon Ding
    TI__Mastermind 29320 points

    Hi Sheldon,

    We might need an oscilloscope plot here showing Vin, Vbias, Vout, and either SS or EN.

    Is that something we can get?
    In particular I would like to see the timing you are describing.
    So the LDO fails to operate correctly then after the right conditions are applied, it regulates as expected.

    If this requires multiple oscilloscope plots, that is also fine.

    Thanks,

    - Stephen