In the datasheet at page 17 I read: "When the voltage at UVLO pin falls below V(UVLOF) during input power fail or input undervoltage fault, the internal FET quickly turns off and /FLT is asserted".
Is that correct?
The /FLT pin should be active low, so when it is LOW we have a fault, wher HIGH we have a POWER-GOOD condition.
So the previous sentence should be "When the voltage at UVLO pin falls below V(UVLOF) during input power fail or input undervoltage fault, the internal FET quickly turns on and /FLT is asserted"
Isn't it?