Hi team,
I notice the Reference manual section 13.3.2.19 (page 157) mentioned ----- if all Vcell Mode bits are cleared, then all inputs are considered as cell connections.
How to comprehend this description, I mean if I left this setting remain default, the chip will consider all cell present or not?
Please help answer the above question, thanks!
Regard,
yao