• State
  • Locked Locked
  • Replies 1 reply
  • Subscribers 63 subscribers
  • Views 1045 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

About how to delay UVLO of TPS53318

Satoshi
Guru 19645 points
Other Parts Discussed in Thread: TPS53318, LM3880

Is there way of long delay tyme for TPS53318's UVLO?

I think that VREG~GND capacitor change large value, UVLO response time will slowly. (please see below)

Is is correct?

If correct, is there any risk?

【Background】

・LM3880 sequencing TPS53318

・When occur the momentary power failure(1ms), TPS53318 is UVLO-shutdown(VREG), but LM3880 is keep on moving.

  As a countermeasure, I want to adjust TPS53318's UVLO delay time.

  If TPS53318's UVLO response can be slowly, also LM3880 and TPS53318 keep on move when 1ms-voltage drop.

Best regards,

Satoshi

  • 0
    TI__Guru**** 191445 points
    The output source of VREG5 is an internal LDO. The output capacitor is chosen for stability. You might be able to increase it slightly. It would be best to have an external voltage monitor and reset to cycle both TPS53318 and LM3880 in the event of a power loss. 1 msec is a long time.