This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

UC1843-SP: VREF Good Logic

Part Number: UC1843-SP

In the block diagram of the subject device, there is a "VREF GOOD" logic block shown that connects to the inverting input of a 3-OR gate. What are the rising and falling thresholds of this VREF Good block (monitoring VREF)