We are confirming that ESR of output capacitor is in stable region described in Figure 22.
We assume that frequency value of ESR is 1MHz by referring to 8.2.1 Design Requirements Table 1 Input Voltage.
Is this frequency condition assumption correct ?
[example. Capacitor spec ESR vs Freq graph]