The technical reference manual (see yellow highlight in snipit below) indicates that the [XCHG] bit in the Operation Status register is set to a logic 1 in the Trip state. Shouldn't this state that the [XDSG] bit is set to a logic 1?
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
The technical reference manual (see yellow highlight in snipit below) indicates that the [XCHG] bit in the Operation Status register is set to a logic 1 in the Trip state. Shouldn't this state that the [XDSG] bit is set to a logic 1?