• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 62 subscribers
  • Views 424 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

UCC27201: UCC27201 trace layout for LO, HO

Robin Liu
Intellectual 1330 points
Part Number: UCC27201

Hi team,

A small question from customer as below, need you check.

Is the layout for LO and HO width 60mil to 100mil is necessary? is 20mil OK? what's the problem under 20mils?

Regards

Robin Liu

  • 0
    TI__Mastermind 20950 points
    Hello Robin,
    Thank you for supporting the UCC27201 driver to your customers. For the driver trace recommendations, to get the best performance from the driver output to the MOSFET gate to source it is important to have a short trace length from the driver output to MOSFET gate and MOSFET source back to the driver ground reference. The ground reference for the HO is the HS pin and for LO is the VSS pin. This is to achieve low parasitic trace inductance in the gate drive current loop. Wider trace widths result in lower trace parasitic inductance than narrow traces for a given trace length. If the trace lengths can be kept short, then the narrow trace widths will be OK. Since the gate drive current is low average current, the narrow trace widths are not a concern for current ability, but more as a means to reduce the trace inductance.

    Regards,
    Richard Herring