I am designing a power circuit for a DDR3 module using the TPS51206
If I do not plan to use the S3 and S5 pins for power savings, can I just pull them up to VDD? The TPS51206 User Guide has a procedure where those signals start out low and are brought high later, and I wonder if that is a requirement or just the procedure for that test with the development board.