Hi
On the datasheet, it is mentioned that there are 120ms period at incomplete power-down sequence.
1. What is happen if EN is asserted at that 120ms period? Do this device accept the EN assertion at that 120ms period?
2.If the glitch is occurred at EN pin, does this device reset the internal timer? Is that 120ms reset as well?
Regards,
Koji Hamamoto
