This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

[FAQ] TDA4VM: On 7.3/8.0 SDK how to reduce DDR speed to 3733 MTS

Part Number: TDA4VM

The 7.3/8.0 SDK by default supports DDR speed at 4266MTS. How to reduce that to 3733 MTS?

  • SDK 7.3: Changing the frequency to 3733 MTS

    DDR frequency increased to 4266MTS in 7.3SDK.

    Please find the zip below with DDR frequency reduced to 3733 MTS. Unzip the 4 images & try to boot.

    8358.3-ddr-reduced-freq-3733.zip


    FYI: Only If you want to recreate the above files in your setup Please do the following on 7.3SDK else above zip files validation is good enough.

    cd $PSDKLA_PATH/board-support/u-boot-2020.01+gitAUTOINC+2781231a33-g2781231a3
    git revert eea73800730b3d9125f5c12a629db2f88e566b71
    cd ../..
    make u-boot
    cp board-support/u-boot_build/a72/tispl.bin board-support/u-boot_build/a72/u-boot.img board-support/u-boot_build/r5/tiboot3.bin /media/$user/boot
    sync


    Steps to verify the frequency change:

    Boot to kernel. Use the k3conf tool to check the DDR frequency: Below command:

    k3conf dump clocks 47


    |--------------------------------------------------------------------------------|
    | VERSION INFO |
    |--------------------------------------------------------------------------------|
    |---------------------------------------------------------------------------------------|
    | Device ID | Clock ID | Clock Name | Status | Clock Frequency |
    |---------------------------------------------------------------------------------------|
    | 47 | 0 | DEV_DDR0_DDRSS_VBUS_CLK | CLK_STATE_READY | 1000000000 |
    | 47 | 1 | DEV_DDR0_PLL_CTRL_CLK | CLK_STATE_READY | 500000000 |
    | 47 | 2 | DEV_DDR0_DDRSS_DDR_PLL_CLK | CLK_STATE_READY | 933000000 |

    The Actual DDR speed is DEV_DDR0_DDRSS_DDR_PLL_CLK  * 4. So if you have used the attached binaries you should see
    933 * 4 = 3733 MTS.

    SDK 8.0: Changing the frequency to 3733 MTS

    DDR frequency increased to 4266MTS in 7.3SDK.

    Please find the zip below with DDR frequency reduced to 3733 MTS. Unzip the 4 images & try to boot.

    sdk8-0-3733-ddr.zip

    FYI: Only If you want to recreate the above files in your setup Please do the following on 8.0SDK else above zip files validation is good enough.

    Please revert 3 commits:

    cd $PSDKLA_PATH/board-support/u-boot-2021.01+gitAUTOINC+53e79d0e89-g53e79d0e89
    git revert 2f21e5b897755334d9a4f2aaacd6945dd2f99cd4
    git revert de779d94c7f2b66f0506f44bfc78c2a3e000ecc5
    git revert 88f9f21f7ad78a80d1375ee2e7b71ac3ab261b6c
    cd ../..
    make u-boot
    cp board-support/u-boot_build/a72/tispl.bin board-support/u-boot_build/a72/u-boot.img board-support/u-boot_build/r5/tiboot3.bin /media/$user/boot
    sync

    Best Regards,
    Keerthy