This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMDSSK3358: How to disable watchdog reset

Part Number: TMDSSK3358

In the parent thread, I'm investigating USB boot problem.
But, it seemed that watchdog reset was occurred during suspending at breakpoint in SPL bootloader. Therefore, it's difficult to investigate some register or memory.

Could you teach me how to disable watchdog reset during SPL debugging via JTAG ?

  • Hello,
    Depending on the u-boot version you're using, one option is to enlarge the WDT time-out value.
    I'm attaching a patch for your reference.

    From 175b3522cca8da39668b9b7bad4d1b5c25239c64 Mon Sep 17 00:00:00 2001
    From: Hong Guan <>
    Date: Tue, 15 Sep 2020 11:55:23 +0000
    Subject: [PATCH 5/5] Modify WDT to facilitate JTAG debugging
    Signed-off-by: Hong Guan <>
     drivers/watchdog/omap_wdt.c | 2 +-
     1 file changed, 1 insertion(+), 1 deletion(-)
    diff --git a/drivers/watchdog/omap_wdt.c b/drivers/watchdog/omap_wdt.c
    index 343adb00c7..fac40152f8 100644
    --- a/drivers/watchdog/omap_wdt.c
    +++ b/drivers/watchdog/omap_wdt.c
    @@ -44,7 +44,7 @@
     #include <asm/arch/cpu.h>
     /* Hardware timeout in seconds */
    -#define WDT_HW_TIMEOUT 60
    +#define WDT_HW_TIMEOUT 60*60
     static unsigned int wdt_trgr_pattern = 0x1234;

  • Thank you for reply.
    I was able to disable watchdog properly.