Hello experts!
We have an issue where the TMS320C6747 couldn’t boot from initial PLL setting function in the bootloader and it looks PLL doesn’t work correctly after enabling PLLEN bit. I would love to hear thoughts if incorrectly setting bits could have damaged some units.
We missed the CLKMODE setting as internal oscillation with crystal (set as 0), but actually we supply the 24MHz with external oscillator with 1.2V. – must be set as “1”. Could we have damaged the PLL block internally? Even though we corrected the CLKMODE to 1, the PCBA’s DSP doesn’t boot– change the PLLEN from Bypass mode to PLL mode (set 0 to 1). So my concern is that internal PLL block may be broken with wrong setting of CLKMODE. The Error message is below and outputs continuously:
C674X_0: Trouble Halting Target CPU: (Error -2062 @ 0x0) Unable to halt device. Reset the device, and retry the operation. If error persists, confirm configuration, power-cycle the board, and/or try more reliable JTAG settings (e.g. lower TCLK). (Emulation package 5.1.73.0)
C674X_0: Encountered Illegal Op-code
Any thoughts? Please note that good PCBs works well, but bad PCBs have same problem.
Thank you!