This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMS320VC5510A: High current on CVDD at power-up

Part Number: TMS320VC5510A

Hi,

My customer found high current flow(~50mA) on Cvdd at power-up.
The same board shows different behaviors.

Case1: Cvdd current during power-up is less than 10mA.


Case2:Cvdd current during power-up is ~50mA.


What is potential cause of the high current?
And customer wants to know what is power-up sequence requirement for the device.
I found below old E2E. Is this still valid?
https://e2e.ti.com/support/processors-group/processors/f/processors-forum/812391/tms320vc5410a-the-power-sequne-of-tms320vc5410a/3007189#3007189

Thanks and regards,
Koichiro Tashiro

  • Hi Koichiro, 

    I see that in the high current scenario, the CVDD seems to come on just slightly ahead of the DVDD - that should be a valid startup sequence. But in the low current scenario, the start of the CVDD and DVDD power-on voltages track much closer together.

    In this system, is it possible to delay the DVDD turn-on more or ensure closer synchronization? What I suspect is that there may be a current path which is being enabled by the DVDD turn-on in some cases. I am speculating that depending on the ramp-rate of the CVDD, these paths may or may not be active before DVDD ramps. 

    The recommendations in that referenced e2e post should still be valid, but it's possible we need to add some additional constraints. 

    Thank you,

    -Randy

  • Hi Randy,

    Sorry for my late reply.

    In this system, is it possible to delay the DVDD turn-on more or ensure closer synchronization?

    Yes and it worked!
    After customer changed CVDD => DVDD sequence,  the issue was gone.

    Thanks and regards,
    Koichiro Tashiro