This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.


Part Number: TDA4VM-Q1

Hi Experts:

        I using RTOS SDK 7.3 and evm board.

        A very simple question, but I can't understand。

        MCU Domain Memory Map table

    Processors View Memory Map table

According to my understanding, the ATCM and BTCM in the Processors View Memory Map table are shared by all cores,

and the ATCM and BTCM in the MCU Domain Memory Map table are unique to each core, is that true?

But why the address 0x41010000 exists in the two map tables, how to understand? What's the relationship here?

  • Hi Gaston,

    The ATCM and BTCM are Tightly-Coupled Memories within a R5F subsystem, and associated with a R5F Core. Both Core0 and Core1 have and use their own TCMs in Split-mode. Core0 TCMs are used in LockStep-mode.

    The TCMs both have a system bus address space as well as a R5F core processor view. The system bus address space is used when code is being loaded onto TCMs from another processor in the SoC like the A72 core.

    The first picture above lists the system bus addresses for the two MCU R5F cores. The MAIN domain R5F TCMs are similarly present at 0x5c00000/0x5c10000, 0x5d00000/0x5d10000, 0x5e00000/0x5e10000 and 0x5f00000/0x5f10000.

    The second picture shows the R5F memory view of its own TCMs. These always show up at 0x0 and 0x41010000. The default has ATCM visible at 0x0 and BTCM visible at 0x41010000. The reverse can happen as well depending on the loczrama configuration, though the SDK doesn't use this configuration (no advantage gained by reversing the visibility). This is the case for all the R5F cores, their respective TCMs appear at 0x0 and 0x41010000.