Hello Champs,
Customer connected SRIO 4 lanes to 2 FPGA respectively. She configured SRIO to 2x mode. The Lane 0-1 can initialized successfully with the first FPGA. But the Lane2-3 failed with the second FPGA.
Is there something wrong with the below SRIO initialization code?
Thanks
Rgds
Shine