This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

SK-AM62: SK-AM62:

Part Number: SK-AM62

Hello TI support team, 

We are using SoC AM62Q with an external Quartz @25MHz 

Customer is requesting a CAN FD with : 

- Baud rate @ 2 Mbits/s

- Tolerance of bus speed (Crystal Tolerance) : +/- 0.30 % (Operating and component life) 

- Bit time = 500 ns Typ +/- 0.30% (incl. aging) 

- Number of time Quanta : Min = 8 / Max = 40    => Must use 20, 40 or 80 MHz clock 

- Number of samples per bit = 1 (Single simple mode) 

- Nominal sample point position : Min = 0.75 / Max = 0.80  ( 75% - 80% of bit time ) 

My concern is can we get a CAN_FD 2 @Mbits/s using an external Quartz @25MHz  ... ? 

Datasheet is referring to FCLK to drive CAN FD : as we need an accurate oscillator I guess PLL clock is not recommended due to jitter to generate @20MHz clock for CAN FD 2 Mbits/s ? 

Thanks for your support 

Cordialement / Best Regards 
Isaac FERREIRA 
Hardware Design Leader