• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 101 subscribers
  • Views 135 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TDA4VE-Q1: MMC layout guidelines

Xingyu Zhu
Intellectual 2655 points
Part Number: TDA4VE-Q1

Dear expert

Our customer is doing PCB layout. Do we have eMMC and SDIO layout guidelines? I cannot find that in Jacinto 7 High-Speed Interface Layout Guidelines.

If not have, is there any layout advice for customer (impedance, equal-length...)? Thanks.

Best Regards,

Xingyu Zhu

  • 0
    TI__Intellectual 1230 points

    Hi Xingyu,

    The SD and JEDEC industrial specifications provide guidelines on electrical and mechanical connections of the card
    and controller for reliable operation. You must follow these guidelines to ensure proper functionality.
    TI offers a schematic checklist as well. For more information on the checklist – or to submit your board layout
    files for review with TI – approach your local Field Application Engineer to understand the review submission
    process.

    A few of the recommended signal integrity best practices include:
    • Separate routing layers with GND layers.
    • Avoid gaps in ground plane between source and load.
    • Wherever a signal goes through a via, have a return GND via very close (within a few mm).
    • Avoid cross-talk/coupling. Do not route two signals directly above or below each other.
    • Avoid cross-talk/coupling. Route traces with spaces between traces that are 2-3X the trace width.
    • Avoid stubs. Have zero stubs on traces.
    • Ensure signals are monotonic at inputs
    • Ensure impedance match

    Regards,

    Marco