This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AM4377: DDR Pin swap

Part Number: AM4377
Other Parts Discussed in Thread: AM4376

Hi all,

Can ı DDR3 data pin or DDR3 address pin swap at their data pin or address pin groups ?

For example;

MT41K256M16TW-107 has been chosen. For lover byte, ı would like to swap DQ3-DQ1 and DQ0-6 ?

Is it possible to swap for data group and address group?

  • Only DQx signals within a byte can be swizzled.  Or whole bytes can be swapped (ie, all DQx, DM, DQSx signals as a group can be swapped).  You cannot swizzle DQx across bytes (eg, DQ1 and DQ10), and absolutely no swizzling of address signals is allowed.

    Regards,

    James

  • Hi james,

    Thank you for response and your patiance.

    I would like to detailed the topic.

    Do you mean each data can be swizzled?

    For example design has 2 DDR3L (MT41K256M16TW-107),

    Can DQ(0-15) swizzled within group for fly-by topology?

    For AM4376 at "AM4376: DDR data bus--swapping data lines" title says that Each data bits can be swizzled except DQ0, DQ8,DQ16 and DQ24

    I am a bit confused. And also don't know how to get information from data sheet for DDR3 pin swap.

    Which page says this information?

    Could you inform me?

    Regards,

  • Only data within a byte can be swizzled.  For example, DQ3 and DQ7, or DQ10 and DQ12.  You cannot swizzle across bytes (eg, DQ3 and DQ12).  The exception mentioned about DQ0, DQ8, DQ16, DQ24 is not necessary.

    All routing guidelines can be found in section 5.12.8.2 of the datasheet

    Regards,

    James