This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TDA4VH-Q1: TDA4VH:Can't reboot when A72 request MCU_WARMRST through sciserver

Part Number: TDA4VH-Q1
Other Parts Discussed in Thread: TDA4VH

Hi experts,we tested MCU_WARMRST on the TDA4VH_EVM using SDK08_06_01_03 and we found that the system could not reboot normally,and the reboot process would get stuck in the initialization process of DDR.

Here are the test contents:

1.Open SBL_LOG and BOARD_DEBUG_LOG

2.Add code to print CTRLMMR_WKUP_RESET_SRC_STAT in SBL code

3. Add debugging information in sciclient_direct.c.Check which core requested MCU_WARMRST

4.Compile in the ti/build

make -j BOARD=j7844_evm CORE=mcu1_0 OS=linux clean

make -j BOARD=j7844_evm CORE=mcu1_0 OS=linux  pdk_libs

make -j BOARD=j7844_evm CORE=mcu1_0 BUILD_PROFILE=release sbl_mmcsd_img

make -j BOARD=j7844_evm CORE=mcu1_0  boot_app_mmcsd_linux

5.Starting with SBL using SD card

6.After A72 successfully starts,execute the reboot command on the Linux serial port

7.The serial port log of MCU shows that A72 requests MCU_WARMRST through Sciserver.But can't be successfully reboot.

hdr->type:0x5, hdr->host:10, hdr->seq:1, hdr->flags2
SBL Revision: 01.00.10.01 (Jul 25 2023 - 18:37:21)
WKUP_RESET_STAT_Reg:0x801
TIFS ver: 8.6.3--1-g2249f (Chill Capybara
SCISERVER Board Configuration header population... PASSED
Sciclient_setBoardConfigHeader... PASSED
Initlialzing PLLs ...Failed to set the PLL clock freq at index =5
done.
InitlialzingClocks ...done.
Initlialzing DDR ...Board_DDRProbe: PASS
Board_DDRInitDrv: PASS
--->>> LPDDR4 Initialization is in progress ... <<<---
Reg Value: 128
Frequency Change type 1 request from Controller
Reg Value: 0
Reg Value: 128
Frequency Change type 0 request from Controller
Reg Value: 0
Reg Value: 128
Frequency Change type 1 request from Controller
Reg Value: 0
Reg Value: 128
Frequency Change type 0 request from Controller
Reg Value: 0
Reg Value: 128
Frequency Change type 1 request from Controller
Reg Value: 0
Reg Value: 128
Frequency Change type 2 request from Controller
Reg Value: 0
Reg Value: 128
Frequency Change type 1 request from Controller
Reg Value: 0
Reg Value: 128
Frequency Change type 2 request from Controller
Reg Value: 0
Reg Value: 128
Frequency Change type 1 request from Controller
Reg Value: 0
Reg Value: 128
Frequency Change type 2 request from Controller
--->>> Frequency Change request handshake is completed... <<<---
LPDDR4_Start: PASS
Board_DDRProbe: PASS
Board_DDRInitDrv: PASS
--->>> LPDDR4 Initialization is in progress ... <<<---
Reg Value: 0
Reg Value: 0
Reg Value: 0
Reg Value: 0
Reg Value: 0
Reg Value: 0
Reg Value: 0
Reg Value: 0
Reg Value: 0