The FAQ mainly explains the maximum sizes of NAND / NOR /PSRAM memories can be connected to GPMC peripheral.
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
The FAQ mainly explains the maximum sizes of NAND / NOR /PSRAM memories can be connected to GPMC peripheral.
The image below shows to what the maximum sizes of NAND / NOR /PSRAM devices can be connected CS0.
What do we support in MCU+SDK ?
AM24X/AM64X/AM62X : In MCU+SDK ,
We provide support for an 8-bit NAND device driver and a 16-bit PSRAM driver, with an address and data non multiplexed size of 8 MB.
What do we support in Linux ?
AM64X/AM62X :
Limitations :
The specified sizes apply to CS0. If the user intends to connect different memory devices on separate chip select (CS) lines (Parallel or Stack connection), this may increase bus capacitance and not allow GPMC to work reliably.
The size of NAND devices is limited to 2 GB in the SBL, but there are no restrictions in the application phase.
Additionally, the maximum size for CS should not exceed 128 MB.