This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DRA76P: When using 2GB of DDR3 it is better to have 4 chips in 1 EMIF or 2 chips in EMIF 1 and 2 chips in EMIF 2

Part Number: DRA76P

Tool/software:

I am starting a project with the Micro DRA 767. The idea is to use 2G of DDR3 RAM. Looking at the EVM we can use 4 banks of 8 bits in EMIF 1 or 2 banks of 16 bits in EMIF 1 and another 2 banks of 16 bits in EMIF 2.
I would need to know what the advantages and disadvantages of each would be.

  • The primary difference is EMIF/DDR bandwidth.  It is basically a difference of a 32b or 64b memory interface, getting ~2x the bandwidth using both EMIF interfaces vs single EMIF.  Loading is the other issue.  EMIF1 will have 4 loads using the 8b memories vs 2 loads using the 16b memories.  Less loading should provided more margin on the DDR interface timing.