• State
  • Locked Locked
  • Replies 2 replies
  • Subscribers 102 subscribers
  • Views 245 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

connect PCIe on TMDSEVM6657L without TMDXEVMPCI

Weichun Yuan
Expert 1210 points
Other Parts Discussed in Thread: TMDXEVMPCI

we are trying to connect directly the PCIe pins on AMC edge connector of TMDSEVM6657L to the PCIe port on our host processor with PCIe socket. Due to size limitations, we can not use TMDXEVMPCI. Do we have to add any other passive/active elements when we build our own AMC to PCIe adapter?

We tried to take a look at the TMDXEVMPCI and could see something there, but do not know how they are connected. Any tips on this? Is there a schematics of the TMDXEVMPCI adapter?

thanks a lot

WEichun

  • 0
    Expert 1680 points

    Hi Weichun,

    You can download schematic of TMDXEVMPCI from http://www.einfochips.com/TI/TMDXEVMPCI_SCH_16-00107-03.pdf

    Thanks,

    Rakesh Modi

  • 0 in reply to Rakesh Modi
    TI__Mastermind 42545 points

    Hi WEichun,

    Are you planning on providing power to the EVM through your adapter/connector?  Is there a reason that you're building an adapter as opposed to placing an AMC compatible connector on you board?  There are three things to consider when building you adapter.

    1) If you are planning on providing power you will need to include the connections for +12V and +3.3V.

    2) If you are going to use a common reference clock you will need to provide a PCIECLKP/N on the AMC interface that meets the jitter specification for the interface.  This is found on pins A13 and A14 of the PCIE connector.

    3) The C6657 only supports two lanes of PCIE.  You can connect both lanes but your processor may only support negotiation for 1x or 4x PCIE.  Two lane PCIe is listed as optional by the PCIE electromechanical specification.  The lane 2 and lane 3 routes shown in the TMDXEVMPCI will not be needed for your design.

    Regards, Bill